Since their inception in 2008, polar codes have been shown to offer near-capacity error correction performance across a wide range of block lengths and coding rates. Owing to this, polar codes have been selected to provide channel coding in the control channels of Third Generation Partnership Project (3GPP) New Radio (NR). The operation of the 3GPP NR polar codes is specified in the 3GPP standard TS 38.212, together with schemes for code block segmentation, Cyclic Redundancy Check (CRC) attachment, CRC scrambling, CRC interleaving, frozen and parity check bit insertion, sub-block interleaving, bit selection, channel interleaving and code block concatenation. The configuration of these components is different for the uplink, broadcast and downlink control channels. However, the lack of visualisations and diagrammatic explanations in TS 38.212 limits the accessibility of the standard to new readers. This motivates the aims of the paper, which provides detailed tutorials on the operation and motivation of the components of the 3GPP NR polar codes, as well as surveys of the 3GPP discussions that led to their specification. Furthermore, we comprehensively characterize the error correction and error detection performance of the 3GPP NR polar codes in the uplink, broadcast and downlink control channels.
T HE 3RD Generation Partnership Project (3GPP) represents a collaborative effort invested in the standardization of global network protocols, including the Universal Mobile Telecommunications System (UMTS) and Code Division Multiple Access-2000 (CDMA-2000), which were the first examples of developing technical specifications for the 3rd Generation (3G) of mobile telecommunication [1] [2] [3] . The 3G concept fuelled the smart-phone revolution and high speed Internet services, audio and video file transfers and other compelling services [1] [2] [3] . The increasing demand for data, video and messaging traffic at higher throughput was led to Manuscript the 4th Generation (4G) 3GPP standard known as the Long Term Evolution (LTE), which is based on a Transmission Control Protocol/Internet Protocol (TCP/IP) model [1] [2] [3] for seamless integration with the Internet. Recent years have seen a rapidly growing population and increasing use of mobile devices with greater expectations of Quality of Service (QoS) [1] , as well as the need for ultralow latency and ultra-reliable Web connectivity applications of Internet of Things (IoT) both in industry and in daily life [4] . This motivates the development of the 5th Generation (5G) of mobile communication systems.
The International Telecommunication Union Radiocommunications (ITU-R) has defined three 5G usage scenarios for 2020 and beyond, namely enhanced Mobile Broadband (eMBB) for high-capacity and ultra-fast mobile communication, Ultra-Reliable and Low Latency Communication (URLLC) for mission critical applications such as vehicle-to-vehicle (V2V) and massive Machine Type Communications (mMTC) for industrial and IoT applications [4] .
Based on these development, it may be expected that during the 2020s mobile communication systems will face tremendous growth in the required connectivity, traffic volume and range of usage scenarios [5] . This demand presents a significant challenge, which requires a sustainable development of improved systems efficiencies, such as spectral energy, operational and cost efficiencies [5] , [6] . At the time of writing, the 3GPP is developing a set of New Radio (NR) standards, in order to address the 5G requirements [5] . While NR is not required to be backward compatible with LTE, the NR functionalities are required to be forward compatible and allow for smooth introduction of additional technology components on top of deployed LTE infrastructure, with support for new use cases [7] . A summary of the historical evaluation of mobile communication from 1st Generation (1G) to 5G is presented in Table I .
As in most standardised communication schemes, 3GPP NR uses channel coding to enable error correction and error detection in the presence of noise, fading and interference. During the specification of 3GPP NR, the channel coding of user data was considered separately from the channel coding of control information, such as channel state information (CSI) and scheduling information. Various channel coding techniques were compared [8] and in particular, turbo codes [9] , Low Density Parity Check (LDPC) codes [10] and polar codes [11] were considered since they are all capacity [8] , [12] [13] [14] . For these potential channel coding schemes, the RAN1-86b meeting of 3GPP captured comparisons [15] of the error correction capability, flexibility, Hybrid Automatic Repeat Request (HARQ) support, decoding latency, implementation complexity and other considerations. These observations are presented in Table II. At the conclusion of a study item that spanned from April 2016 to November 2016, LDPC codes were selected for the data channels of NR, while polar codes were selected for the control channels, replacing the turbo and tail-biting convolutional codes (TBCC) of LTE, respectively. LDPC codes were selected for data channels because they can efficiently support multiple code rates, block lengths and HARQ, with better decoding latency, throughput and implementation complexity than other codes [16] . In the case of the control channels, polar codes were selected, because they offer the best error correction capability at the short information block lengths that are used for control information [17] , [18] .
Between February 2017 to April 2018, a 3GPP work item designed the operation of LDPC and polar codes for the data and control channels of NR, which has been specified in the 3GPP standard TS 38.212. However, the scope of TS 38.212 includes only the encoding operations performed in a transmitting basestation or user equipment (UE), without visualized diagrammatic explanation or examples and without discussion of the decoding operation performed within a receiver. Selected 3GPP meetings and their outcomes for 5G NR, and particularly for the NR polar codes are summarised in Table III. Against this background, the contribution of this paper is to provide a survey of the operation and performance of the polar codes that have been specified for the NR control channels. More specifically, we provide schematics, flow charts, block diagrams and examples to detail the operation of both the polar encoding and decoding processes used in the NR control channels, including Cyclic Redundancy Check (CRC) operations, rate matching, interleaving and other peripheral operations. We discuss the motivations behind the design decisions that dictate these operations and we characterize the error correction and error detection performance of the NR polar codes.
The rest of this paper is organized as follows. Section II surveys the standards-related articles. Section III briefly reviews the uplink and downlink transport channels of 3GPP NR and provides encoding and decoding block diagrams for polar coding in the control channels. Section IV details the operation of each component in these block diagrams. An end-to-end example of polar encoding for the uplink control channel is provided in Section V. Section VI characterizes the error correction and error detection performance of the polar codes used in the NR control channels. Following this, Section VII provides a summary of lessons learned and possible improvements for future iterations of the NR polar code design, as well as for future applications of polar codes beyond 5G. Finally, Section VIII offers our conclusions. The skeleton structure of the paper is shown in Figure 1 .
II. SURVEY OF STANDARDS-RELATED ARTICLES
The NR technical specification TS 38.212 [37] produced by the 3GPP provides a complete specification of the LDPC and the polar encoding in the 5G NR data and control channels, respectively. However, the lack of visualisations and diagrammatic explanations as well as the reliance on numerous acronyms and mathematical descriptions in [37] limits the accessibility of the standard to new readers. Furthermore, [37] does not provide any discussion of the corresponding LDPC and polar decoding operations at the NR receiver.
The requirements of the 5G NR LDPC codes and a detailed NR LDPC code design philosophy are described in [38] . Furthermore, performance and complexity comparisons between the NR LDPC and LTE turbo codes are presented in [38] . Similarly, the key features of the 5G NR LDPC code design are described in [39] . Particularly, the main contribution of [39] is the detailed analysis of the rate-matching algorithms conceived for the 5G NR LDPC. However, these papers do not provide a discussion on the NR polar code design. The LDPC codes and polar codes adopted by the 5G NR standard are described in [40] with the objective of introducing the encoding operations associated with each key component in these codes. The main contribution of [40] is a performance comparison of these new codes to those of 4G LTE. However, this paper has not provided a comprehensive schematics and discussions of all polar coding components. In particular, it does not detail the decoding operations.
Since the standardization of polar codes in 3GPP NR, the interest in polar codes has increased significantly, as shown in Figure 2 and there has been further advances in the state-of-the-art of polar codes, as reflected in [41] [42] [43] [44] . In particular, [41] has focused on the 5G NR polar code transmission chain by introducing a shaping polar encoder, which shows performance gains for higherorder modulations. Under the specific 5G False Alarm Rate (FAR) requirements, the authors of [42] have proposed [43] . In [44] , a low complexity logarithmic stack polar decoder has been proposed for 5G URLLC scenario. However, none of these papers provide detailed discussion of the NR polar coding components. In contrast to these previous publications, this paper makes several contributions, which are detailed as follows. Firstly, the motivation for the introduction of NR and its use of polar codes is discussed in the context of a historic overview of the mobile communication. Secondly, this paper provides a detailed analysis of the timeline, discussions and evaluation of the polar codes specified during the 3GPP standardisation process. Furthermore, we provide the first set of comprehensive schematics and discussions of all polar coding components, including the decoder components used in the receiver. Most importantly, detailed discussions are provided of how and why 3GPP selected the various specific designs for the various components. In particular, we provide discussion of its advanced features, such as the early termination and CRC-aided polar decoding, which were integral to the design of the 3GPP polar code. Additionally, an example of generalised polar encoding and a complete end-to-end example of NR polar encoding in the uplink control channel is provided. Moreover, we have provided a discussion of the design criteria of the NR polar codes, which are summarised in Figure 3 . Additionally, we have discussed the lessons learned and the opportunities for future improvements. Above all, we have characterised the error correction and error detection performance of the polar codes used in NR control channels and compared these to the NR LDPC code. A summary of the comparison with existing surveys on the topic is presented in Table IV .
III. OVERVIEW OF POLAR CODES IN NR
This section provides an overview of channel coding in the physical channels of NR. In Section III-A, we will introduce various NR physical channels, then in Section III-B and Section III-C, we will elaborate in particular on the uplink and downlink control channels, with the aid of block diagrams for their channel encoding and decoding.
Each component in the block diagrams of Figures 4 to 6 has a key feature, which is detailed in Section IV and summarised as follows. Code block segmentation splits long blocks in order to reduce the complexity, while the imposed CRC attachment facilitates error detection and aids error correction. Furthermore, the CRC interleaver disperses the CRC bits inserting them in between the information bits which in turn provides an early termination capability that reduces the complexity of PDCCH blind decoding if the indications are that this decoding operation is likely to fail, despite continuing the computations. Still referring to Figures 4-6 polar coding provides the main error correction capability, while sub-block interleaving increases the polar code's error correction capability and the channel interleaver has the role of dispersing burst errors.
A. Overview of NR Physical Channels
The NR physical layer is comprised of several physical channels, as described in Table V . The uplink physical channels convey information from the UE such as a mobile handset, to a basestation, which is referred to as a NR Basestation (gNodeB). Meanwhile, the gNodeB transmits to the UE in the downlink physical channels [46] . These physical channels correspond to particular sets of time-frequency resources [47] , and may be classified as data channels for the transmission of user information, or control channels for the transmission of control information [45] .
In NR, the Physical Uplink Control Channel is referred to as PUCCH, although some control information can also be carried in the Physical Uplink Shared Channel (PUSCH). Likewise, the downlink control channels are referred to as PDCCH and Physical Broadcast Channel (PBCH), where the later is used to broadcast control information to all UEs connected to the gNodeB. The information and encoded block lengths that are supported for these channels are summarised in Table VI. The control information transmitted in the control channels is used to coordinate the many UEs connected to the gNodeB, in order to manage the transmission of data on the data channels and facilitate initial connections to the gNodeB [47] . More specifically, PUCCH and PUSCH delivers Uplink Control Information (UCI), which comprises Hybrid Automatic Repeat Request Acknowledgements (HARQ-ACK), Scheduling Requests (SRs), Radio Resource Control (RRC) signalling messages and CSI [48] . Meanwhile, PDCCH delivers Downlink Control Information (DCI) [7] , which comprises transport format, resource allocation and HARQ information [48] . The PBCH conveys system information, which allows UEs to connect to the gNodeB [48] .
B. Uplink
PUCCH/PUSCH: Figure 4 provides a block diagram for channel encoding and decoding in PUCCH/PUSCH. The encoding block diagram illustrates the conversion of an information block a into an encoded block g, including all intermediate operations defined in TS 38.212, namely code block segmentation, CRC calculation and attachment, CRC interleaving, frozen and PC bit insertion, polar coding core, sub-block interleaving, bit selection, channel interleaving and code block concatenation, as will be detailed in Section IV. The corresponding decoding operations are illustrated in the decoding block diagram of Figure 4 . The operations enclosed in solid lines in Figure 4 are within the scope of this paper, while the operations enclosed in dashed lines are outside of the scope.
In PUCCH/PUSCH, channel coding for short information blocks comprising A < 12 bits is similar to that in LTE [49], where Reed-Muller (RM) [50] codes and other short block codes are used with no added CRC [51] . Meanwhile, a PCpolar code with concatenated 6-bit CRC is used for blocks comprising A ∈ [12, 19] bits and a conventional polar code with concatenated 11-bit CRC is used for A ∈ [20, 1706] . This paper focuses on PC-polar and polar coding, where the range of supported encoded block lengths G is given by (1)
Note that PUCCH supports information block lengths of up to 1706 bits, which is significantly higher than the longest 140-bit information blocks supported in the PDCCH. This is because the UCI's Channel Quality Indicator (CQI) includes channel measurements, which requires more bits to convey than the signalling decisions carried by the DCI.
C. Downlink 1) PBCH: Figure 5 provides block diagrams for channel encoding and decoding in PBCH. The encoding block diagram illustrates the conversion of an information block a into an encoded block g, including payload generation, payload interleaving, payload scrambling, CRC calculation and attachment, CRC interleaving, frozen bit insertion, polar coding core, subblock interleaving, and bit selection, as will be detailed in Section IV. The corresponding decoding operations are illustrated in the decoding block diagram of Figure 5 . Similarly to Figure 4 , the operations enclosed in the solid lines in Figure 5 are within the scope of this paper, while those enclosed in dashed lines are outside of the scope. In PBCH, only a single information block length of A = 32 bits is supported and a 24-bit Distributed-CRC (DCA-polar) is used with polar coding in order to yield a consistent encoded block length of G = 864 bits [52] .
2) PDCCH: The channel encoding and decoding block diagrams of PDCCH are provided in Figure 6 . Similarly to the other block diagrams, the operations enclosed in the solid lines in Figure 6 are within the scope of this paper, while those enclosed in dashed lines are beyond our scope. The encoding block diagram illustrates the conversion of an information block a to an encoded block g, including DCI bit sequence generation, CRC initializing, CRC scrambling, CRC calculation and attachment, CRC interleaving, frozen bit insertion, polar coding core, sub-block interleaving and bit selection, as defined will be detailed in Section IV. The corresponding decoding operations are illustrated in the decoding block diagram of Figure 6 .
In order to extend the UE battery life, it is critical to minimise the polar decoding complexity during DCI blind decoding. For this reason, early termination [53] is supported for the PDCCH polar code, where the CRC bits are dispersed across the information bits using an interleaver. Rather than recovering the CRC bits only at the end of the polar decoding process, DCA-polar decoding recovers the CRC bits throughout the decoding process, which can be abandoned as soon as if is determined that the CRC will fail [54] , [55] . Furthermore, it was observed in [53] that DCA-polar offers a slight FAR performance gain compared to CRC-aided polar (CA-polar) decoding in the downlink control channels. This gain is achieved by the CRC interleaver, which can move the CRC bits to more reliable positions.
Information block lengths in the range A ∈ [12, 140] bits are supported in PDCCH, together with encoded block lengths in the range G ∈ [A + 24, 8192] [51] , which are generated with the aid of a 24-bit distributed CRC (DCA-polar). Note however that encoded block lengths selected from the set G ∈ {108, 216, 432, 864, 1728} are used in practice.
The gNodeB multiplexes DCI intended for various connected UEs into the PDCCH. However, in order to reduce the control overhead, the gNodeB does not explicitly signal to the UEs where they can find their intended DCI within the time and frequency resources of the PDCCH. Instead, each UE performs a blind decoding process, in which it attempts the decoding of several hypothesised blocks having various combinations of information block length A, encoded block length G, DCI type and location within the PDCCH. As detailed in Section IV-C, the PDCCH polar code adopts an Radio Network Temporary Identifier (RNTI) scrambling process in order to ensure that an incorrect hypothesis will lead to a failing CRC with high probability, and that a passing CRC can only be obtained with high probability for a correct hypothesis.
In the next section, the operation of the blocks in Figures 4 to 6 will be explained in detail. 
A. Code Block Segmentation
Code block segmentation is employed in PUCCH/PUSCH when encoding and decoding long blocks, as defined in [37, Subclause 5.2.1]. When code block segmentation is applied, the block is decomposed into C = 2 equal-length segments, which are encoded and decoded separately, but with identical configuration [56] [57] [58] . More specifically, C = 2 block segments are used in PUCCH if the information block length is in the range A ∈ [360, 1706] and the encoded block length is in the range G ∈ [1088, 16385], or if A ∈ [1013, 1066] and G ∈ [1036, 1088]. Otherwise, C = 1 segment is used, and the code block remains undivided. There is no need to apply code block segmentation in PDCCH or PBCH, since the information block lengths are limited to A ∈ [12, 140] for PDCCH and A = 32 for PBCH, as discussed in Section III.
There are two motivations for code block segmentation. The first is that it enables the polar code core length to be limited to N = 1024 bits, while still facilitating support for the largest required information block length of A = 1706 bits. This reduces the complexity of the polar code core, which increases with Nlog(N). The second motivation is that code block segmentation allows encoded block lengths of up to G = 2048 bits to supported with N = 1024, without relying on repetition, which degrades the error correction performance of the polar code [56] [57] [58] [59] [60] [61] [62] [63] .
In the encoder, the input to code block segmentation is a block of A information bits a = [a 0 , a 1 , a 2 , . . . , a A−1 ] and the output is either C = 1 or C = 2 code block segments, each of which comprises A bits a = [a 0 , a 1 , a 2 , . . . ,
Note that if A is odd and C = 2, then a single zero valued padding bit is inserted at the beginning of the information block [56] . When C = 2, the first set of A bits in the (padded) information block becomes the first segment and the second set of A bits becomes the second segment, as shown in Figure 7 .
In the decoder, code block segmentation is reversed by concatenating the C number of decoded information block segments and removing the padding bit if one was used in the encoder.
B. Cyclic Redundancy Check (CRC) Calculation and Attachment
CRC calculation and attachment are defined in [37, Subclause 5.1]. During polar encoding, a number of redundant CRC bits are appended to each information block segment a . These redundant CRC bits allow the polar decoder to perform error detection, as well as to aid its error correction [54] . More specifically, the polar decoder can perform CRC checks to determine if a codeword is free of errors, as well as to select a codeword from a list of decoding candidates, as it will be detailed in Section IV-F.
During the 3GPP NR polar codes standardization process, a particular error detection capability requirement was identified for each control channel, which was quantified by a corresponding target FAR. Following this, the numbers of CRC bits required for error detection was determined as −log 2 (FAR) . Furthermore, it was agreed that CA-SCL (CRC-aided Successive Cancellation List) polar decoding with a list size of L = 8 offers an attractive trade-off between error correction performance and decoding complexity. Hence, it was agreed that a further log 2 (L) = 3 CRC bits should be provided to aid the CA-SCL decoding algorithm. Then, a comprehensive evaluation of different CRC polynomials was performed in order to select those offering the best FAR. Finally, the 6-, 11-and 24-bit generator polynomials CRC6, CRC11 and CRC24 shown in Figures 8 to 11 were selected for the various physical control channels.
As described in Section IV-A, the A information bits in each code block segment are denoted by a = [a 0 , . . . , a A −1 ]. During polar encoding, a sequence of P CRC parity bits p = [p 0 , . . . , p P −1 ] are generated by a particular cyclic generator polynomial and attached to the end of the information bits, as illustrated in the examples of Figures 8 to 11 [64] . The resultant bit sequence comprises A + P bits and is denoted
In the case of PUCCH with an information block length of A ∈ [12, 19] , P = 6 CRC bits are used [51] , which are obtained using the generator polynomial
as exemplified in Figure 8 .
If A ∈ [20, 1706] for PUCCH, then a P = 11 bit CRC is generated [51] using the generator polynomial
as exemplified in Figure 9 . For all block lengths in PDCCH and PBCH, P = 24 CRC bits are used, which are obtained using the generator polynomial
as exemplified in Figure 10 for PBCH.
In the case of PDCCH, the CRC generator is preloaded with sequence of P = 24 one-valued bits, before the information bits are input, as exemplified in Figure 11 . This approach is employed for the sake of reducing the prevalence of false alarms during blind decoding [51] , [65] . More specifically, this mechanism reduces the likelihood of erroneously having a successful CRC check when using the wrong encoded block lengths G during the blind decoding [65] .
During polar decoding, a CRC check may be performed by inputting a sequence of A decoded information bits into a CRC generator and comparing the resultant P CRC bits with the sequence of P decoded CRC bits. If the two Pbit sequences match, then the CRC check is successful and no errors are detected. Alternatively, the sequence of A + P decoded information and CRC bits may be input into the CRC generator, in order to obtain a P-bit syndrome. If the syndrome comprises P zero-valued bits, then the CRC check is successful and no errors are detected. Note that this process must be adjusted when using RNTI scrambling, CRC interleaving and CRC-aided SCL decoding, as discussed in Sections IV-C, D and F.
C. Radio Network Temporary Identifier (RNTI) Scrambling
Each UE in a cell is allocated a unique RNTI, which is used by the Medium Access Control (MAC) protocol to address particular downlink control information to particular UEs [46] . After the P = 24 bit CRC has been attached during PDCCH encoding in a basestation, the last 16 of these CRC parity bits are scrambled by performing XORs with the RNTI corresponding to the destination UE [64]- [66] . [12, 19] . Note that each shift register memory element is initialized to store a zero-valued bit before the CRC generation process is begun.
During CRC checking in a receiving UE, the last 16 bits of the received CRC are similarly scrambled using the UE's RNTI. In this way, only the intended UE will be able to pass through the CRC check. This avoids the requirement for the basestation to explicitly include 16-bit RNTI of the destination UE in the transmitted DCI.
D. CRC Interleaving
CRC interleaving for the NR polar codes is defined in [37, Subclause 5.3.1.1]. It is employed in order to shuffle the order of the bits obtained following CRC attachment during PBCH encoding and following CRC scrambling during PDCCH encoding, as shown in Figures 5 and 6 . Since the maximum of the information block lengths A supported in these channels is 140 bits and because the same P = 24bit CRC generator polynomial is used in both channels, the maximum number of bits K that are interleaved by the CRC interleaver is 164. Hence, the CRC interleaver adopts a mother CRC interleaving pattern having a length of 164 bits [37] , as specified in [37, Table 5 
All interleaver patterns for lower numbers of bits K may be derived from this single mother pattern [67] . More specifically, a sequence of K bits may be prepended with 164−K NULLvalued bits and then interleaved using the 164-bit interleaver pattern. The K-bit interleaver pattern may then be obtained by considering the interleaving operation that results from eliminating all NULL-valued bits in the bits sequences before and after interleaving. For example, Figures 12 and 13 illustrate the K = 36-bit and K = 40-bit interleaver patterns, which are used for A = 12-bit and A = 16-bit information blocks during PDCCH encoding, respectively. It may be observed that the K = 36-bit interleaver pattern of Figure 12 may be obtained by eliminating the four elements of the K = 40-bit interleaver pattern of Figure 13 that are indicated with bold dashed lines.
The CRC interleaver is designed for ensuring that each of the P = 24 CRC bits depends only on the information bits that precede it in the interleaved sequence [34] . For example, in Figure 12 , the first CRC bit p 0 depends only on the information bits a 1 , a 4 , a 6 , a 10 and a 11 . Likewise, the second CRC bit p 1 depends on some of those information bits and also depends on a 0 , a 2 , a 5 and a 7 . This property may be exploited during a polar decoding process in which the information and CRC bits are obtained one at a time, in their interleaved order. More specifically, in the example of Figure 12 , an expected value of the first CRC bit p 0 may be obtained as soon as the first five interleaved bits c 0 to c 4 have been decoded. This expected value can then be compared with the value of the interleaved CRC bit c 5 . If these two bit values do not match, then it may be determined that a failing CRC will result from this polar decoding process. Hence, the decoding process may be early terminated before it is completed, in order to reduce the decoding complexity. This is particularly useful during PDCCH blind decoding, where it may be expected that most decoding hypothesis will fail, as described in Section III. In situations where the CRC check is successful passes and early termination is not applied during polar decoding, the interleaving operation may be reversed by applying an inverse interleaving pattern, in order to restore the original order of the information bits and of their appended CRC bits.
E. Frozen and PC Bit Insertion
In order to enable forward error correction, the NR polar code introduces redundancy in the form of frozen and PC bits into the sequence of information and CRC bits, as defined in [37, Subclause 5.3.1]. In the encoder, the input of this process is the information block segment along with (and interleaved in the case of PDCCH or PBCH) the CRC c = [c 0 , . . . , c K −1 ] appended, while the output of frozen and PC bits insertion u = [u 0 , . . . , u N −1 ] becomes the input of the polar encoder core. More specifically, frozen and PC bits are inserted in order to increase the length of the input bit sequence from K bits to the polar core block length N, which must be a power of 2, selected from the set N = {32, 64, 128, 256, 512, 1024}. The selection of which K of the N bits should be information or CRC bits, as well as of which N−K bits should be frozen or PC bits is governed by a so-called sequence, which ranks the reliability of the N bits positions, as well as by the selected rate matching mode, as detailed in Section IV-H. The value of N is determined as a function of the information block length A and the encoded block length G, as detailed in [37, Subclause 5.3.1], and illustrated in Figures 14 and 15 for PUCCH and PDCCH, respectively. In the case of PBCH, the polar code core block length is always N = 512 [68] .
The NR polar code sequence Q N −1 0 corresponding to each supported value of N may be extracted as a subset from the mother polar sequence Q Nmax −1 0 , which is specified in [37, Table 5 .3.1. for N max = 1024 [37] . This process is illustrated in Figure 16 , which shows an example to describe how the sequence for N = 32 may be obtained from the N = 64bit sequence. Here, all elements in the polar sequence Q 63 0 having a value less than N = 32 are retained for the sequence Q 31 0 , where they are concatenated in order. Fig. 9 . Shift register block diagram of CRC-11, as used for PUCCH with an information block length of A ∈ [20, 1706] . Note that each shift register memory element is initialized to store a zero-valued bit before the CRC generation process is begun. Fig. 10 . Shift register block diagram of CRC-24, as used for PBCH with an information block length of A = 32. Note that each shift register memory element is initialized to store a zero-valued bit before the CRC generation process is begun. Fig. 11 . Shift register block diagram of CRC-24, as used for PDCCH with an information block length of A ∈ [12, 140] . However, the CRC process begins by clocking 24 one-valued bits into the CRC generator, in a process that re-initializes the shift register memory elements, from their initial values of zero.
After determining the value of N and the corresponding NR polar code sequence Q N −1 0 , the positions of the K information and CRC bits and the positions of the N−K frozen and PC bits are determined, as detailed in Figure 17 . In particular, bit positions that corresponding to puncturing or shortening during rate matching are used for frozen bits. In general, frozen bits are inserted into the remaining lower reliability positions, while information and CRC bits take the remaining higher reliability positions, as identified by the NR polar code sequence Q N −1 0 . This process is dependent on the rate matching mode that is used, as discussed on Section IV-H.
Owing to this, the frozen and PC bit insertion process requires knowledge of the various rate matching parameters, including the encoded block segment length E. Note that PC bits are only used in PUCCH/PUSCH and only when A ∈ [12, 19] positions of the information and CRC bits have been selected, as described in Figure 18 .
In contrast to the frozen bits, which always adopt binary values of zero, the PC bits can adopt values of zero or one [70] . More specifically, the n PC = 3 PC bits are obtained from a length-5 cyclic shift register. This is illustrated in Figure 19 [51] , [55] , [69] , where the input is provided by the N-bit sequence u = [u 0 , . . . , u N −1 ], comprising the K information and CRC bits in their correct positions, N − K − n PC zero-valued frozen bits and n PC = 3 zero-valued place holders for the PC bits. This N-bit sequence is inserted into the cyclic shift register, which replaced the n PC = 3 place-holders with the PC bit values.
In the decoder, the same process is used to determine the positions of the frozen and PC bits. The redundant bits are used to aid the polar decoding core, as described in Section IV-F. Following this, the frozen and PC bits are removed, in order to obtain the decoded information and CRC bits.
F. Polar Coding Core
After inserting frozen and PC bits among the information and CRC bits, polar encoding is performed by multiplying the row vector of N input bits u = [u 0 , . . . , u N −1 ] by a Kronecker kernel matrix G N to obtain a row vector of N encoded bits d = [d 0 , . . . , d N −1 ] [55], according to d = uG N . Here, G N = G ⊕n 2 is the n th Kronecker power of matrix G 2 , where n = log 2 (N ) and
For example, the n = 2 nd Kronecker power of matrix G 2 is given by
A polar encoding core operation can be represented by a graph, as exemplified in Figure 20 for the case of N = 32. More specifically, the graph comprises n = log 2 N horizontally-concatenated stages, each of which comprises N/2 vertically-aligned eXclusive-OR (XOR) operations [71] , [72] .
In this representation, the sequence of input bits u = [u 0 , . . . , u N −1 ] is placed at the left-hand edge of the graph and the successive stages of XOR operations may be used to obtain the sequence of encoded bits d = [d 0 , . . . , d N −1 ] on the right-hand edge.
In the receiver, polar encoding is complemented by polar decoding. The input to polar decoding is provided by soft information pertaining to the sequence of bits d = [d 0 , . . . , d N −1 ]. Here, the soft information is used because the demodulators are typically unable to gain absolute confidence about the value of the received bits [72] , [73] . More specifically, the soft information expresses not only what the most likely value of each bit is, but also how likely that value is [72] , [73] . The soft informationd k pertaining to each bit d k is typically represented in the form of a Logarithmic Likelihood Ratio (LLR)
where Pr(d k = 0) represents the demodulator's confidence that the correct value of d k is zero and Pr(d k = 1) represents the demodulator's confidence that the correct value of d k is one [73] . The sign of an LLR conveys the most likely value of the corresponding bit, whered k > 0 implies that a bit value of is zero more likely, whiled k < 0 implies a bit value of one [73] . Additionally, the magnitude of an LLR conveys how likely that bit value is to be correct, where higher magnitudes correspond to higher likelihoods [73] .
A number of decoding algorithms have been proposed for polar codes since their first introduction. Among these, Successive Cancellation (SC) decoding [11] extracts the successive bits of the bit sequence u = [u 0 , . . . , u N −1 ] from the received LLRsd = [d 0 , . . . ,d N −1 ] one at a time in order from d 0 tod N −1 . In this way, each successive decoded bit can then be eliminated from consideration during the decoding of the following bits. SC decoding benefits from a low complexity, but suffers from relatively weak error correction capability in wireless channels [74] [75] [76] . In order to improve the error correction capability of polar codes in wireless channels Successive Cancellation List (SCL) decoding was proposed in [73] . Here, SCL decoding is parametrised by the list size L, which quantities the number of SC decoding process performed in parallel [73] , [75] [76] [77] [78] [79] . More specifically, whenever one of these SC decoding processes reaches an information or CRC bit, it is branched into two replicas of that SC decoding process. In one of the replicas, referred to as a candidate decoding path [73] , [75] [76] [77] [78] [79] , a value of zero is assumed for the information bit, while a value of one is assumed in the other. In this way, the number of decoding paths is doubled whenever an information or CRC bits is reached, until the list size L is exceeded [73] , [75] [76] [77] [78] [79] , whereupon all but the best L paths are discarded based on their path metrics (PMs), which may be calculated to quantify the likelihood of each decoding path being successful [72] , [75] [76] [77] [78] [79] .
Whenever a PC bit is encountered during the SCL decoding of the PC-polar code used for PUCCH with A ∈ [12, 19] , the value of the PC bit within each particular decoding candidate path may be determined as a function of the preceding bits. Following this, the PC bit may be treated as a frozen bit having that particular value.
Once all N bits have been processed during SCL decoding, the winning decoding path must be selected from among the L candidates. This may be performed with consideration of the CRC bits in order to improve the error correction performance at the cost of degrading the error detection performance. However, in each of the NR control channels, the number of CRC bits used is three greater than is required to meet the error detection requirements of NR. This may be exploited by performing a CRC check for the 2 3 = 8 decoding candidates having the best path matrices. If the CRC passes for any one of these eight decoding candidates, then it may be output as the winner. As described in Section IV-D, a distributed CRC is adopted for PDCCH and PBCH in order to facilitate early termination [54] , [55] . In the case of SCL decoding, early termination may be invoked as soon as it has been determined that all decoding candidates contain at least one failing CRC bit [54] , [55] .
G. Sub-Block Interleaving
In 3GPP NR, the process of rate matching is decomposed into three subsections, the first of which is sub-block interleaving, as specified in [37, Subclause 5.4.1.1]. The bits input into the sub-block interleaver are the sequence of N encoded bits d = [d 0 , . . . , d N −1 ] generated by the polar encoder core. Meanwhile, the sequence of output bits is denoted by y = [y 0 , . . . , y N −1 ] and also has a length N, which is guaranteed to be a multiple of 32. The purpose of sub-block interleaving is to reorder the N encoded bits for ensuring that the bits that are most important for the polar code's error correction capability are retained during bit selection [80] , as discussed in Section IV-H. Sub-block interleaving is performed by decomposing the sequence of N bits d = [d 0 , . . . , d N −1 ] into 32 sub-blocks each comprising a different set of N/32 consecutive bits. Following this, the order of the 32 sub-block is rearranged based on the sub-block Fig. 19 . Length-5 shift register block diagram of PC bit generation, as used for PUCCH with an information block length of A ∈ [12, 19] . Note that each shift register memory element is initialized to store a zero-valued bit before the PC bits generation process is begun.
interleaver pattern, which is given by [37, Table 5 .4.1.1-1]. Figures 21 and 22 illustrate the operation of the sub-block interleaver for N = 32 and N = 64, respectively.
In the decoder, sub-block deinterleaving is achieved by decomposing the sequence of N LLRs pertaining to y = [y 0 , . . . , y N −1 ] into 32 sub-blocks and performing the inverse reordering operation.
H. Bit Selection
In the encoder, the second step in rate matching is bit selection, as specified in [37, Subclause 5.4.1.2], which is employed to adjust the length of the sub-block interleaved bit sequence y = [y 0 , . . . , y N −1 ] from N to E bits. Here, E = G/C , where G is the desired encoded block length and C is the number of coded block segments employed, which may be two in the case of long PUCCH blocks, as discussed in Section IV-A. This tunes the specific choice of a tradeoff between the transmit time, frequency resource usage and error correction capability in order to match the prevailing channel conditions. Depending on how N compares to E, the encoded bits of y = [y 0 , . . . , y N −1 ] are either repeated, shortened or punctured in order to generate the sequence of E bits e = [e 0 , . . . , e E −1 ]. More specifically, repetition is applied when E ≥ N, and puncturing or shortening is applied when E < N [81] . The bit selection mode adopted for all combination of information block length A and encoded block length G are illustrated in Figures 23 and 24 for PUCCH and PDCCH, respectively.
The bit selection process is commenced by writing the bit sequence y = [y 0 , . . . , y N −1 ] into a circular buffer, as illustrated in Figure 25 . Repetition and shortening are realized by reading successive bits starting from the beginning of the circular buffer and rotating around the buffer as many times as necessary to select a total E bits. In the case of repetition, more than one rotation will be required, while less than one rotation is required for shortening [81] . Puncturing is realized by selecting bits from the positions (N − E) to (N − 1) from the circular buffer [81] . In other words, puncturing and shortening results in some bits generated by the polar encoding core being excluded from the encoded bit sequence. In the case of puncturing, these excluded bits could have values of zero or one. However, in the case of shortening these excluded bits are guaranteed to have values of zero.
When repetition is used, the LLRs pertaining to the replicas of each bit in the sequence y = [y 0 , . . . , y N −1 ] may be accumulated, in order to obtain a corresponding sequence of N LLRs. By contrast, puncturing refers to the non-transmission of coded bits, such that the values of these bits are unknown at the receiver. In this case, the corresponding LLRs can be set to zero [81] and prepended to the set of E received LLRs, in order to obtain the sequence of N LLRs pertaining to y = [y 0 , . . . , y N −1 ]. Meanwhile, shortening involves the non-transmission of coded bits that are guaranteed to have values of zero. In this case, the corresponding LLRs can be set to infinity and appended to the set of E received LLRs [81] .
I. Channel Interleaving
The final step of polar code rate matching in NR is channel interleaving, as specified in [37, Subclause 5.4.1.3]. However, channel interleaving is only used for PUCCH, while it is skipped for PDCCH and PBCH [82] . The motivation for applying channel interleaving is that it improves the polar code's error correction capability when employing higherorder modulation schemes for PUCCH transmission over fading channels [40] , [82] , [83] .
In the encoder, the input of the channel interleaver is denoted by sequence of E rate matched bit e = [e 0 , . . . , e E −1 ], while the output bit sequence is denoted by f = [f 0 , . . . , f E −1 ]. A triangle-based channel interleaver is adopted [84] , [85] , which is parametrised by the side length T of the triangle, which adopts the minimum value that satisfies E ≤ T(T + 1)/2 [83] , [85] . Interleaving is performed by writing the bit sequence e = [e 0 , . . . , e E −1 ] into the triangle row by row, followed by writing a sufficient number of NULL-valued bits in order to fill the triangle [85] . Following this, the output bit sequence f = [f 0 , . . . , f E −1 ] is obtained by reading the bits from the triangular interleaver column by column and skipping the NULL-valued bits [85] . This operation is exemplified in Figure 26 , where E = 32 and hence T = 8. The reverse operation is performed in the receiver, in order to deinterleave the sequence of E LLRs pertaining to e = [e 0 , . . . , e E −1 ] [83].
J. Code Block Concatenation
Code block concatenation is specified in [37, Subclause 5.5] and it is only applied when C = 2 code block segments have been used in the PUCCH channels, namely when A ≥ 360 and G ≥ 1088 or A ≥ 1013. In the encoder, the input of code block concatenation is a pair of bit sequences f = [f 0 , . . . , f E −1 ], corresponding to the first and the second segments, each comprising E bits. The output bit sequence is g = [g 0 , . . . , g G−1 ], which is obtained by appending the second segment onto the first. Furthermore, if G is odd, then a zero-valued padding bit is appended to the concatenated segments. In cases where only C = 1 code block segment is used, we have E = G, and the output bit sequence g = [g 0 , . . . , g G−1 ] is set equal to the single input bit sequence f = [f 0 , . . . , f E −1 ]. In the decoder, the reverse operations are performed. More specifically, if C = 2 then the sequence of G input LLRs is decomposed into two equal length sequences of output LLRs, with the LLR corresponding to the padding bit being discarded if G is odd. Figure 27 , which illustrates the step by step operation of the block diagram provided in Figure 4 . For the sake of creating a simple example, the smallest supported information block length of A = 12 bits is chosen and the bit values of the information bit sequence a = [a 0 , . . . , a A−1 ] are chosen randomly, as illustrated at the top of the Figure 27 . In order to illustrate the repetition mode of the rate matching, an encoded block length of G = 34 bits is chosen.
The encoding process begins by determining how many code block segments to use, where C = 1 is selected in this case owing to the low values of A and G. Following this, the CRC is calculated and attached, where the CRC-6 is used since A < 19. Hence, the number of bits in the information block segment with concatenated CRC is given by K = A/C + P = 12 + 6 = 18, as shown in the second line of Figure 27 . Next, the polar core block length is determined to be N = 32 according to Figure 14 . Following this, N − K − n PC = 11 frozen and n PC = 3 PC bits are generated and inserted to the information and CRC bit sequence, according to the procedures shown in the flow charts of Figures 17 and 18 . Here, all frozen bits adopt values of zero, while the values of the PC bits are generated according to Figure 19 as {0, 0, 1}.
The resulting sequence of N = 32 bits shown on the 3 rd line of Figure 27 is input to the polar encoder core, in order to obtain the sequence of N = 32 encoded bits shown on the 4 th line. Then sub-block interleaving is applied in the 5 th line of Figure 27 , according to the procedure shown in Figure 21 . Next, the encoded bits are extracted from the output of the interleaver based on the bit selection mode, which is determined as repetition, since E = G and E > N, as shown in Figures 23 and 25 . As shown in the 6 th line of Figure 27 , bit selection results in the first two bits being repeated at the end of the bit sequence, in order to give the desired encoded block length of E = 32. The final bit sequence shown on the 7 th line of the Figure 27 is obtained using channel interleaving, according to the triangular interleaving process of Figure 26 . Note that code block concatenation is not applied in this example, since we have only C = 1 code block segment.
VI. ERROR CORRECTION AND ERROR DETECTION PERFORMANCE OF NR POLAR CODES
This section analyses the Block Error Rate (BLER) and FAR of the NR polar codes, in order to characterise their error correction and error detection performance, respectively. Here, BLER is defined as the fraction of transmitted blocks that are decoded erroneously [17] , while FAR is defined as the fraction of erroneously decoded blocks that nonetheless have a passing CRC, in other words "missed detection of an error event" 2 [17] , [86] .
The BLER results are obtained using Gray coded Quadrature Phase Shift Keying (QPSK) for communication over an Additive White Gaussian Noise (AWGN) channel, as a function of the Signal to Noise Ratio (SNR) E s /N 0 . This facilitates direct comparisons with the results that were presented in the numerous 3GPP technical documents that were considered during the specification of the 3GPP NR polar code. Note that the only modulation schemes used by 3GPP NR for control information are BPSK and QPSK [37] , [87] . In particular, BLER vs. E s /N 0 is characterized for PBCH in Figure 28 for various SCL decoder with list size L. Furthermore, the SNR E s /N 0 required for the PUCCH and PDCCH polar codes to achieve a BLER of 10 −3 is characterized in Figures 29 and 30 , as function of the information block length A, encoded block length G and the SCL decoder with list size L.
Meanwhile, the presented FAR results were obtained by decoding random Gaussian distributed LLRs. Each simulation was continued until 1000 block errors or false alarms were observed. The capacity bounds provided in bound [88] . This characterizes the theoretical limit on the achievable BLER for QPSK modulation over an AWGN channel as a function of SNR E s /N 0 and the block lengths A and G.
As is typical of near-capacity channel codes, Figure 28 to 30 reveal that the BLER performance of the NR polar codes improves upon increasing the information block lengths A, while keeping the coding rate A/G constant. Likewise, the BLER performance improves upon increasing the encoded block length G, while keeping A constant, although diminishing returns are observed when relying on repetition. It is notable that the BLER performance of the NR polar codes more closely approaches the capacity bound, when A and G are small. Similarly, Table VII shows that the FAR performance improves upon increasing the CRC length, as it may be expected. Figure 28 characterizes the impact of SCL decoding list size L on BLER performance for the PBCH polar code, which uses fixed block lengths of A = 32 and E = 864. As may be expected, increasing the list size results in improved BLER performance that more closely approaches the capacity bound. However, a diminishing return can be observed, particularly between L = 8 and L = 32. Furthermore, Figure 28 compares the PBCH polar code with the NR LDPC code. In order to enable a fair comparison with this LDPC code, it is supported by a 24-bit CRC and adopts base graph-2 (BG2), which gives superior BLER performance to base graph-1 (BG1) for short block lengths and low coding rates, as described in [37, Secs. 6.2.2 and 7.2.2]. Figure 28 shows that the NR polar codes achieve superior BLER performance to the NR LDPC code at short block lengths. In particular, even the SCL polar decoder relying on a low list size of L = 2 is capable of outperforming the LDPC decoder, when performing a high maximum number of decoding iterations of I max = 32. Furthermore, Table VII compares the computational complexity of the NR polar and LDPC codes used in Figure 28 , revealing that the complexity of the LDPC is much higher than that of the polar code, even when employing L = 32 SCL decoding. Here, the computational complexity is quantified in terms of the number of Add Compare Select (ACS) operations 3 [44] that are performed by the decoding algorithms. As shown in Figures 29 and 30 , the PUCCH and PDCCH polar decoders can satisfy the NR error correction requirements of BLER of 10 −3 at lower SNRs E s /N 0 , when the coding rate is lower, as may be expected. It may be observed that the BLER performance closely approaches the capacity bound at short block lengths, further illustrating the advantage of polar codes these block lengths. The larger gap from the capacity bound at long encoded block lengths G may be explained by the dependence on the repetition, imposed at these block lengths owing to the limit of 1024 bits imposed upon the maximum polar core block length N. Table VIII compares the FAR observed for the PUCCH and PDCCH polar codes during simulation with a theoretical value, for various combinations of information block length A, encoded block length G and SCL decoder with list size L. Here, the theoretical FAR performance is determined as 2 −(P −3) [86] where P − 3 of the P are used for error detection, with the remaining 3 CRC bits used to improve error correction, as discussed in Section IV-E. It may be observed that there is a close match between the theoretical and measured FAR results of Table VIII. VII. LESSONS LEARNED AND OPPORTUNITIES FOR FUTURE IMPROVEMENTS This section provides a summary of lessons learned and possible improvements for future iterations of the NR polar code design, as well as for future applications of polar codes beyond 5G.
A. Implementation Concerns and Potential Solutions for LDPC, Turbo and Polar Codes
During the RAN1-86bis meeting of 3GPP, the associated implementation concerns and potential solutions for channel coding schemes proposed for NR were captured. Some of the concerns about LDPC codes were related to their escalating complexity upon increasing their flexibility and that, depending on the parity check matrix design, some of the implementation parallelism may not be exploited for all code block lengths, additionally, their parallel implementation may reduce their energy and area efficiency. As a counter to these concerns, other companies suggested that, limited flexibility can provide the most attractive area and energy efficiency and that LDPC codes remain advantageous compared to other codes, even when supporting full flexibility. Secondly, some variants of min-sum based iterative decoders are implementable, and allow a trade-off between complexity and performance. Finally, it was observed that the list-32 and ordered stochastic decoding algorithms may be implementable for codeword sizes up to 1000 bits, where they can achieve near-maximum-likelihood (ML) performance. By contrast, some of the concerns about turbo codes were related to their reduced area and energy efficiency at lower block lengths, as well as the challenge of achieving high area and energy efficiency when targeting the higher-throughput and lower-latency requirements of NR. Although advanced turbo decoders were conceived for meeting the flexibility requirement of NR and fertilizing trade-off between complexity and performance, turbo codes were not adopted for 5G NR owing to the concerns discussed above. Finally, for polar codes, a concern was raised that the implementation complexity of SCL decoding increases with the list size L, especially for larger code block sizes N. The only unanimous agreement that could be reached at this time was that a list size of 1 is implementable, although some companies felt that larger list sizes were also practical, such as L = 8 and L = 4 for code block sizes N up to 4096 and 8192, respectively. Future work may be able to address the concerns identified during this 3GPP meeting.
B. Observations for the NR Polar Codes
As a complement to the observations of RAN1-86bis, we would like to offer the following observations about the NR polar codes. As described in Section IV-A, code block segmentation is used in PUCCH for decomposing long information blocks into a pair of shorter code blocks. This allows the maximum supported polar code core length to be reduced from N = 2048 bits to N = 1024 bits, while still facilitating support for the largest required information length of A = 1706 bits, even without relying on excessive repetition, which degrades the error correction performance [56] [57] [58] [59] [60] [61] [62] [63] . Since the complexity of polar encoding and decoding scales with Nlog(N), the processing of two code blocks of length N = 1024 is about 9% lower than processing a single code block of length N = 2048. Furthermore, code block segmentation enables the code blocks to be processed in parallel, granting a reduced processing latency. Alternatively, the two code blocks can be processed in series, using a single processor having a 50% reduced memory requirement, which can lead to a similar improvement in ASIC area. However, these advantages are gained at the cost of losing the improved BLER that is associated with the longer core blocks length of N = 2048. Future applications of polar codes may wish to reconsider the use of code block segmentation, if BLER is prioritised over complexity.
Secondly, CRC bits are appended to each information block segment to perform error detection, as well as to aid its error correction. More specifically, 3 CRC bits are intended for assisting the error correction, which can be exploited by L = 2 3 = 8 SCL polar decoding. During the 3GPP standardisation process, the number of CRC bits intended to aid error correction was limited to 3, because exploiting any more would require higher list sizes and there was a concern that this would lead to prohibitive complexity. However, as the computational devices and decoder implementations become more sophisticated, future applications of polar codes may wish to use longer CRCs, with the intention of using more CRC bits to aid error correction with higher list sizes.
It can be argued that there are four interleaving operations used in the NR polar code design, namely the CRC interleaver of Section IV-D (which is only used in PBCH and PDCCH), the PC and frozen bit insertion operation of Section IV-E (which can be considered to be a form of interleaving), the sub-block interleaver of Section IV-G and the channel interleaver of Section IV-I (which is only used in PUCCH). However, these interleaving operations have complex implementations and required the introduction of buffers, i.e., increased hardware resources and impose extended latency. Future applications of polar codes may with to merge or remove some of these interleavers.
Finally, the application of PC-polar coding is somewhat marginalised in 3GPP NR, since it is only used for PUCCH blocks comprising A = 12 to A = 19 information bits. While PC-polar codes may have reduced polar decoding complexity [89] , [90] or enable early termination [89] , [90] , while additionally offering superior error correction performance over conventional polar codes, they are more complex to implement and optimise. Hence, future applications of polar codes may wish to eliminate the use of PC-polar codes or adopt them more widely.
VIII. CONCLUSION
This paper has provided a tutorial and survey of the operation and performance of the polar codes used in the PUCCH, PBCH and PDCCH channels of 3GPP NR.
We commenced with an overview of the history of mobile communication and the motivation behind the introduction of NR. We discussed why polar codes have been selected for the NR control channels, with a summary of the 3GPP meeting outcomes that led to their specification. After that, the PUCCH, PBCH and PDCCH channels of 3GPP NR were briefly reviewed, complemented by a discussion of the encoding and decoding block diagrams of polar coding in these control channels. Then, the operation and motivation of each component in these block diagrams was detailed, with the help of schematics, flow charts and examples. An end-to-end example of PUCCH polar encoding was provided to illustrate the step by step operation of these components. Finally, the error correction and error detection performance of the NR polar codes was comprehensively characterized using our BLER and FAR analysis.
As we mentioned before, since the standardization of polar codes in 3GPP NR, the interest in polar codes has increased significantly, as shown in Figure 2 . However, the current limitation of polar codes is that they do not readily lend themselves to soft-decisions, which limits their benefits in the content of both powerful turbo equalizers and multiuserdetectors (MUDs). These problems are likely to inspire coding experts and the broader 6G-research community. Another fertile area of future research is related to the conceptions of polar codes for enhancing quantum computers and other quantum systems [91] .
Based on the lessons learned, as detailed in Section VII, we would like to inspire the community to circumvent the above-mentioned limitations by conceiving powerful softdecision-aided polar coded turbo-transceivers, as well as wireless multimedia systems. Numerous open questions have to be solved, such as the design of flawless polar coded audio and video systems, Automatic Repeat Request (ARQ) solutions and quantum systems, just to name a few. Given the complex design trade-off's and conflicting metrics such as the code-rate, code-length, coding-delay, complexity etc., the radical idea of determining the optimal Pareto-front of polar codes arises. To elaborate a little further it is a challenging but extremely promising future research idea is to catalogue the set of 'best' polar codes, depending on the specific application considered. This set of codes would contain all the candidates, which exhibit for example a performance closest to capacity at a given code-rate, or codeword-length or complexity. Viewing this radical new design approach from a difficult perspective, it would not be possible to approach capacity more closely without increasing the complexity or the codeword length, or without reducing the code-rate, for example. 
